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Due to their fabrication simplicity, fully compatible with low-cost large-area device assembly 
strategies, source-gated transistors (SGTs) have received significant research attention in the 
area of high-performance electronics over large area low-cost substrates. While usually based 
on either amorphous or polycrystalline silicon (α-Si and poly-Si, respectively) thin-film 
technologies, the present work demonstrate the assembly of SGTs based on single-crystalline 
ZnO sheet (ZS) with asymmetric ohmic drain and Schottky source contacts. Electrical 
transport studies of the fabricated devices show excellent field-effect transport behaviour 
with abrupt drain current saturation (IDSSAT) at low drain voltages well below 2 V, even at 
very large gate voltages. The performance of a ZS based SGT is compared with a similar 
device with ohmic source contacts. The ZS SGT is found to exhibit much higher intrinsic 
gain, comparable on/off ratio and low off currents in the sub-picoamp range. This approach 
of device assembly may form the technological basis for highly efficient low-power analog 
and digital electronics using ZnO and/or other semiconducting nanomaterial. 
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1. Introduction 
The last decade has seen resurgence in the popularity of an already matured field of 
nanotechnology. This is expected to aid the development of next generation efficient 
electronic devices incorporating nanostructures. As miniaturization via top down approach is 
nearing its limits for commercial viability, efforts are made to develop new materials with 
enhanced functionalities for as fundamental components in future electronic/optoelectronic 
devices1. Significant developments in the synthesis of functional nanometrials via self-
assembly from bottom-up approach1,2 is now offering high quality materials. Additionally, 
the discovery and possible isolation of atomic level thick two-dimensional (2D) Graphene 
sheet has also spearheaded a new revolution in nanomaterial research targeting novel 
electronic devices and systems3. However, the main drawback limiting the widespread use of 
Graphene is the material zero band-gap4. This limitation of Graphene has seen resurgence in 
research activities dedicated to other 2D semiconducting nanomaterials such as MoS2, WS2 
and ZnO, due to their unique electrical5,6, optical7,8 and magnetic5,6 properties. While several 
literature data exists on the charge transport properties8–13 in such materials, the study of 
charge transport in single-crystalline ZnO nanosheets (NSs) is still limited12,13. This is 
surprising, since ZnO exhibits number of unique electrical and optical properties such as wide 
band-gap (3.34 eV), high exciton binding energy (60 meV), excellent thermal stability, and 
moderate to high electron carrier mobility (∼200 cm2V-1s-1). Unlike other 2D semiconducting 
materials14,15, extraction of atomic layer ZnO is still challenging, although the growth of few 
nanometer thick single-crystalline ZnO NSs5 have been demonstrated using bottom-up 
approach. Such 2D ZnO NSs have gained significant attention for applications like: 
photovoltaics16, gas17 / UV18 sensors and piezoelectric nanogenerators19. Since ZnO in the 
form of poly-crystalline thin films and single-crystalline nanowires (NWs) has been 
extensively studied as potential materials for the assembly of high performance field-effect 
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transistors, targeting low-power applications20–25, it is envisaged that 2D single-crystalline 
ZnO NSs could offer additional functionalities in this area of nanomaterial research. 
 Conventionally, field-effect transistors (FETs) are engineered with ohmic source and 
drain (s/d) contacts. More recently, a new type of transistors operation has been introduced by 
Shannon and Gerstner26, called "source-gated transistor (SGT)" which exploited the reverse 
bias Schottky diode located at the source region with markedly shows different saturation 
characteristics to that for a conventional FET with ohmic contacts26–30. A schematic of a 
typical SGT device is shown in Figure 1. Of significant importance to the successful 
operation of SGT is the configuration of the gate electrode, which must extend across the 
entire portion of the semiconductor sandwiched by the Schottky source and the insulator 
layer26. 
 Exploitation of stable Schottky source/drain contacts in nanostructure based FETs31,32 
(SB-FETs) have already been performed in the past. However, the device principle of SGTs 
is greatly different than to SB-FETs even though both devices acquire a Schottky barrier at 
the source contact. The operative principal of the SGT can be ascribed to its geometry, which 
allows effective manipulation of the depleted region in the semiconductor near the vicinity of 
the Schottky source by the gate field (with applied gate voltage, VGS). In contrast to 
conventional FETs, the SGT exploits the reverse bias Schottky barrier at the source to afford 
much lower saturation voltages even at high gate voltages. This effect leads to several 
advantages, some of which includes: (i) early drain current saturation26,28,33 with the drain 
voltage (VDS), (ii) immunity of drain current (IDS) to channel length variations33, and (iii) 
possible immunity to short-channel effects30. This key defining feature of the SGT could be 
ideal in the design of low-power electronics, where fast switching is not necessarily a key 
objective.  
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 The design of SGTs have been realized in a few semiconducting modules, namely, 
amorphous Si (α-Si)28, poly-crystalline Si (poly-Si)27,34 and poly-crystalline ZnO22,23. 
However, almost no data exist on the use of nanostructures or single crystals as active 
semiconducting modules in SGT assembly. In this work, we will demonstrate fully 
operational SGTs based on single-crystalline ZnO sheets (ZSs), which to the best of our 
knowledge, has not been reported so far. Detailed discussions will be centred on the ZS 
growth, nanomaterial characterization and the assembly of single-crystalline ZS based SGTs. 
Finally, detailed electrical transport studies for the fabricated devices will be presented as 
follows: Schottky barrier height evaluation, field-effect transport, mobility extraction and the 
modes of SGT operation. 
2. Results 
2.1 Material structural characterizations 
To assess the quality of the materials produced, we employed SEM, Raman spectroscopy, 
and HRTEM, as shown in shown in Figure 2. Figure 2a shows a typical SEM image of as-
grown ZS on Au-coated Sapphire substrate. The ZSs have a triangular shape and their lengths 
were deduced from assessment of SEM images to be around 5 µm after 60 min of synthesis. 
Much longer ZS on the order of 25 µm were obtained after 180 min of synthesis13. To 
determine the crystal quality and orientation of as-grown ZSs, micro-Raman and HRTEM 
measurements were performed. The room temperature Raman scattering was observed by a 
confocal microscope (×100 objective) using a 514.5 nm polarized line. The diameter of the 
resulting laser spot was around 1 µm, which was much smaller than the dimensions of the 
single ZS deposited on oxide. From this Raman data (Figure 2b), the two dominant peaks 
centred at 98.6 and 437.4 cm-1 correspond only to investigated single ZS. These peaks are 
assigned to the two nonpolar first-order Raman active E2 (low) and E2 (high) modes, 
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corresponding to the Raman selection rule of wurtzite ZnO (with C6v point group symmetry). 
These E2 modes are dominating the Raman scattering spectra35, in accordance with a high 
crystal ZS material, as confirmed by the very small values of full width half maximum 
(FWHM) of the measured peaks: 2.2 and 5.4 cm-1, respectively. Finally, HRTEM 
characterizations were performed on single ZS to determine the ZS's atomic structure. Figure 
2c shows the low magnification HRTEM image, which was used to determine the as-grown 
ZS growth direction. A magnified HRTEM image of the ZS (Figure 2c) is shown in Figure 
2(d). From this image, we were able to determine both the growth direction and other 
crystallographic orientation of the ZS. Data show that, the lattice fringes along the direction 
perpendicular to the ZS length, measured to be around 0.52 nm, corresponding to the [0001] 
plane of the wurtzite ZnO crystal. 
 Figure 3 shows a typical ZS SGT device images. Shown in Figure 3a is a typical ZS 
SGT device (based on the superposition of ZS SGT schematic and AFM image). The cross-
sectional TEM image of the Schottky contacted source for a representative device is shown in 
Figure 3b. From this image, the Pt/ n-ZS/ SiO2 / p++-Si stack, essential for successful SGT 
operation, is clearly revealed. 
2.2 Electrical characterizations 
2.2.1 Pt/n-ZnO Schottky Barrier characterization at VGS = 0 V 
The electrical transport characteristics attained by a representative device (shown in Figure 3) 
and a schematic showing a simplified energy band diagram of the Schottky source contact 
region for a ZS SGT device with W/L of around 1.3/9.7 µm are shown in Figure 4. The 
temperature dependent I-V measurements were performed between 303 K and 383 K in the 
absence of the gate field (i.e. VGS = 0 V). The resulting IDS - VDS progression are shown in 
Figure 4a. From these experimental data, it can be seen that the device demonstrates clear 
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rectification behaviour within the measured temperature range. At RT, a rectification ratio 
(RR = IDS(-5V) / IDS(+5V) ) of around 100 is measured and a reverse saturation current IDSSAT  
of ~25 nA is obtained at VDS = + 5 V in the present device. The Arrhenius plot for SBH 
extraction is shown in Figure 4b at VDS =+ 1.5 V. To evaluate the effective barrier height at 
the source Schottky Pt/n-ZnO interface, we used the pure thermionic emission (TE) model to 
describe the charge carrier transport; as shown in Eq. (1) 
                                       ࡵࡰࡿ = ࡭∗ࡿࢀ૛ࢋି൬
ࢗࣘᇲࡿ࡮
࢑࡮ࢀ ൰ ቆࢋି൬
ࢗࢂࡰ
࢔࢑࡮ࢀ൰ − ૚ቇ                                            (1) 
where IDS is the source-to-drain current of the ZS device, A* is Richardson constant 
corresponding to the effective mass in semiconducting ZnO, S the effective contact area, T is 
temperature in Kelvin, ϕ'SB is the effective Schottky barrier height (SBH) and kB is 
Boltzmann's constant (~8.617 x10-5 eV K-1). Using this model, the effective SBH, ϕ'SB can be 
extracted by performing temperature-dependent IDS - VDS measurements. Note that since A* 
∝ 1/ST2, the slope ln{(ΔIDS) / Δ(1/kBT)} from the Arrhenius plot of the current progression 
gives activation energy (Ea). From this data, an activation energy was calculated from the 
slope of the IDS progression to be ~ 0.28 ±0.02 eV, which is regarded as the effective ϕ’SB at 
the reverse biased Schottky barrier source diode. Moreover, for statistical assessment of 
typical SBH that can be expected in such device systems, we also extracted the effective SBH 
from 10 separate devices under identical experimental conditions to be in the range of 0.24 to 
0.44 eV. Notably, these values are significantly lower than reported data for bulk Pt/n-ZnO 
Schottky contacts (0.72 eV)36, but still comparable to the reported data for single-crystalline 
ZnO nanowire Pt/n-ZnO (0.42 eV) contacts37. The differences between the calculated barrier 
height and those expected in ideal and/or bulk systems from the literature may be partly 
explained by our approximation of pure thermionic emission. In fact, the reverse bias current 
is expected to be the result of several charge transport processes at the Pt/n-ZnO interface, 
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including: (i) recombination in depleted region of the ZS, (ii) quantum mechanical tunnel 
effect below the top of the barrier such as the thermionic field emission (TFE)38,39, (iii) 
barrier lowering due to image force effects38, and iv) Fermi level pinning  as a result of 
surface states and/or source metal-ZnO interface reactions. The combined effects of these 
mechanisms are expected to contribute to the injection/extraction of charge carriers at the 
Pt/n-ZS interface. For clarity, we show in Figure 4c, a simplified energy band diagram of the 
various mechanisms resulting in the measured IDS in our devices. 
 As a result of the successful SBH extraction, numerical simulations for our SGTs 
structures were performed using Silvaco Atlas, according to Ref [25]. We use material 
parameters for unintentionally doped ZnO thin film40. For this investigation, a nominal 
Schottky barrier height of ΦSB zero = 0.28 eV was assumed and the barrier lowering 
parameters α and γ were taken to be ~ 4 nm and 0.87, respectively (where SBH ΦSB effective 
= ΦSB zero – αEγ)28. The results from these simulations are discussed in the following part of 
the present work. 
2.2.2 General field-effect characteristics: threshold voltage, leakage current, sub-
threshold swing, current on/off ratio, mobility 
The general field-effect characteristics exhibited by both devices: (i) a ‘standard’ FET with 
ohmic contacts and (ii) a SGT with Schottky source contact will now be discussed to 
highlight their main differences. It is worth to note that, in order to avoid any effect from 
different field by applying same VDS in the device channel, we measured same device with 
asymmetric ohmic drain and Schottky source contacts by appropriate biasing for both FET 
(drain grounded) and SGT (source grounded). In SGT theory, the gate field serves two 
purposes. Firstly, it modulates the channel conductivity such that a conduction path exists at 
VGS ≥ VTH for charge transport, as in conventional FET. Secondly, it modulates the SBH by 
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penetrating into the semiconductor region sandwiched by the source and gate electrode26–28. 
As we show in subsequent sections of this work, this key defining differences leads to 
markedly different FET transport in these devices. 
 Experimental and numerical transfer IDS-VGS scans at constant drain bias (VDS = + 1 
V) for VGS bias range of -25 V to 25 V are shown in Figure 5a-b for both device types. In 
both cases, the general progression of IDS, which increases with VGS bias, is typical of n-
channel accumulation mode behaviour. A turn-on voltage of ~ -6 V and ~ -22 V is obtained 
for the SGT and FET devices, respectively. A linear extrapolation of IDS-VGS (not shown) 
revealed threshold voltages (VTH) of ~ -3.4 V (SGT) and ~ -12 V (FET). From the semi-log 
plot of the transfer scans, comparable subthreshold swing ≈ [∆logIDS/∆VGS] of ~750 mV/dec 
was obtained in the two device types. From the logarithmic ration of the on-to-off currents 
(log10 [Ion/Ioff]), an on/off ratio of ~105 (SGT) and ~107 (FET) were obtained. The 
comparatively higher on/off value in the FET is expected due to the absence of a reverse bias 
Schottky barrier in this device. Notably, both devices demonstrate exceptionally low off state 
currents in the sub-picoamp (~0.1 pA). Such low currents may be attributed to the use of 
ohmic drain contact22 and/or the low free charge carrier density in the ZS used. The field-
effect mobility in both devices were evaluated from the standard MOSFET model in the 
linear regime, as shown in Eq.2.41, 
                                                        DSOX
m
FE VC
g
W
L
=μ
                                                    (2) 
where L is the channel length, W the channel width, gm the transconductance = ∂IDS/∂VGS and 
COX  the gate capacitance (= ε0εr/d). From Eq.2, we obtained a conservative estimation for the 
field-effect mobility (μFE) ~5 cm2/Vs (SGT) and ~50 cm2/Vs (FET) for the devices. It should 
be noted that the extracted μFE can be regarded as an effective mobility (μeff) as it does not 
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reflect the true mobility of a contact controlled device such as the present SGT. As such, the 
mobility of 5 cm2/Vs is provided purely for comparison. Nonetheless, μeff value in the present 
ZS SGTs is still higher than that in reported data for other SGT device structures based on 
poly-ZnO22,23. Another important feature to note, in the general progression of the IDS from 
the transfer scan, is their markedly different shapes. The SGT shows abrupt current saturation 
behaviour while for the FET shows much weaker saturation. These differences in operation 
can be seen much more clearly in the family of output scans for the two devices (Figure 5(c) 
and 5(e), in which the SGT shows abrupt IDSSAT of less than 2V (VDS) even at high VGS 
biases. The FET, on the other hand, shows very weak IDSSAT behaviour. Such differences in 
the two device types can be directly attributed to the existence of the reverse bias Schottky 
barrier in the SGT which essentially controls charge carrier injection from contact-to-channel, 
irrespective of channel conductance (at VGS ≥VTH and VDS ≥ VDSSAT). 
2.2.3 Abrupt current voltage saturation/ Intrinsic Gain 
The measured and simulated output characteristics (IDS-VDS) for the present SGT and FET are 
depicted in Figure 5c-e. Notably, the output scans demonstrate excellent modulation with 
increasing steps of VGS from - 2 V to + 4 V. Consistent with the progression of the transfer 
scans, the SGT output scans also demonstrate abrupt current saturation characteristics with 
increasing VGS. Beyond VDS = VDSSAT, IDS is clearly shown to remain fairly stable, invariant 
with increasing VDS beyond saturation. Compared to the FET device (Figure 5(e)), drain 
current saturation in the SGT device appears at significantly lower drain voltages, even at 
relatively high gate voltages. In conventional FETs with ohmic contacts, drain current 
saturation is expected to occur first at the drain end of the channel. This is described by the 
gradual channel approximation model: VDSSAT ≈ [VGS – VTH]. According to the theory, the 
ratio of the change in the saturation voltage with gate voltage would be close to unity 
(∂VDSSAT/∂VGS ≈ 1) for FETs. This is completely different for the SGT device where a 
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∂VDSSAT/∂VGS ≈ 0.1 was obtained. This is a direct consequence of the small positive drain 
bias that leads to strong pinch-off near the vicinity of the reverse bias source Schottky contact 
(see Figure 1). Beyond this pinch-off point, the supply of charge carriers from source to drain 
is all but dominated by quantum mechanical tunnelling through the reverse biased Schottky 
barrier and effective manipulation of the SBH by the gate field acting on it. Moreover, as can 
be seen from the output scan in Figure 5c, the progression of IDSSAT demonstrates a near-
linear relationship with incremental increase of VGS from VGS = 0V up to VGS = 4V. Since the 
physical length of the channel in the SGTs is not expected to play a significant role in charge 
transport at VGS ≥ VTH and VDS ≥ VDSSAT,27 we can conclude that SBH lowering is the 
primary mechanism which controls the increase of IDS with increasing VGS. In the following 
sections, we also show that the barrier height become less sensitive to the gate field beyond a 
certain VGS value (typically >> VTH), as in the case of SGT operation in the low field 
regime30. 
 The features of our device with Schottky source contacts strongly resemble that those 
in classical SGT26, which have been shown to offer enhanced performance of transistors 
targeting logic circuits as well as simple pixel switches in actively addressed liquid-crystal 
displays.  A crucial parameter for most transistor applications is the intrinsic gain Av, defined 
as Av = gm/gd (where gd = ∂IDS/∂VDS)42. The value of Av is related to the output impedance42. 
Generally, in conventional FETs with ohmic contacts, high Av values are difficult to achieve 
at low drain voltages unless sufficient VDS bias (>>VDSSAT) is applied at the drain for drain 
pinch-off. As shown for the SGTs, much higher Av is anticipated, as IDSSAT occurs first at the 
source end of the device at significantly lower VDS biases. This leads to an Av higher than 
100 at VDS = 2 V, approximately 1000 times higher than in our FET devices. It must be noted 
that such an abrupt current-voltage saturation and high intrinsic gain characteristics exhibited 
by our SGTs is expected to be useful in applications where high output impedance, good 
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current uniformity and stability are required, such as in driver transistors in emissive pixel 
circuits. This is mainly because such devices generally operate in saturation to provide 
constant currents with some tolerance in supply voltage variations29. 
3. Discussion 
The specific mechanism leading to charge carrier transport from contact-to-channel in our ZS 
SGTs can be analysed in detail by assessing the progression of the transconductance gm vs. 
VGS, as shown in Figure 6a. The general trend of gm shows a maximum value of 14 nS at ~ 
VGS = - 1.5 V, which then falls abruptly to around 3 nS at VGS = 1 V. Similar to reported data 
from the literature for SGTs, the behaviour of gm can be attributed to the two dominant 
charge carrier transport processes (TE and TFE)39 at the metal-semiconductor junction (Pt/n-
ZS in the present case). The process of charge carrier injection/extraction at the interface can 
be well described by the gate potential variation at the ZS-SiO2 dielectric interface. In the 
case of a device with large global back gate, the gate potential variation can be expressed by 
the expressions39,43: 
                                                                       (3) 
                                                                                                             (4) 
where Φ(x) represents the potential variation at the ZS channel-SiO2 dielectric interface, Vbi 
is the built-in potential in the depletion region, directly adjacent to the Pt/n-ZnO interface, ρ 
is the density of mobile carriers, N is constant charge due to ionized donors/acceptors; tZnO 
and tOX are the thicknesses of ZS and SiO2, respectively, λ on the other hand can be regarded 
as the screening length and/or a scaling parameter. In SGTs, increasing the gate field 
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effectively modulates the width of the depletion region in the semiconductor, provided that: 
VGS ≥ VTH and VDS ≥ VDSSAT. Increasing gate field modifies the Schottky barrier in such a 
way that charge carrier injection at the reverse bias Schottky diode is dominated by TFE. 
However, note in the experimental data (Figure 6a) that gm in the present SGT demonstrates 
negligible increase beyond a local maxima (14 nS at VGS = -1.5V). This behaviour of the 
device presumably suggests that the gate no longer act strongly on the reverse bias source 
Schottky barrier. In fact, this contradicts the majority of reported data on SGT 
operation26,29,34, whereby the gm is expected to increase slowly beyond the local maxima. 
According to Shannon et al.30, this can be related to a different operating regime of the SGT. 
In fact, computational simulation performed by the authors have revealed that the SGT can 
operate under two distinctive regimes that can be characterized by “high-field and low-field" 
modes (see Figure 1). 
 The high-field operation has been suggested as being the more classical operating 
mode of the device, in which a greater proportion of the current (from source to drain) 
originate from the edge of the source (high-field region). Under this regime gm is expected to 
increase gradually with increasing VGS even after the observed local maxima. In general, the 
SBH lowering is exponentially proportional to gate-field. The high-field mode can be 
explained using the schematic shown in Figure 6b. From this Figure, at VGS > VTH, the 
semiconductor channel is accumulated by charge carriers thus making it more conductive 
than the reverse bias Schottky diode, provided that sufficient VDS is applied at the drain (with 
respect to a grounded source) to ensures that pinch-off occurs first at the source end of the 
device. Under such biasing conditions, the supply of charge carriers from source in to channel 
is expected to be dominated by a combination of TFE and image force barrier lowering (at 
VGS > VTH). This regime can be regarded as the high-field and thus, the total source current is 
expected to be mainly due to the injection of charge carriers at edge of the source contact. 
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This effect gives an exponential increase of IDS in the transfer characteristics30. However, 
under low-field mode, a greater proportion of IDS originates from the injection of charge 
beyond the edge of the source (low-field region). Due to this, modulation of the SBH by the 
gate field is negligible. This mechanism may in part explain the low field dependence of the 
SBH at higher VGS values from the experimental data. In low-field mode, the source current 
at low VGS is expected to steadily increase with VGS up to a local maximum. However, 
beyond this local maximum, the source is no longer able to supply sufficient carriers to the 
channel, resulting in complete IDS saturation. This is in fact what can be observed in the 
experimental data shown in Figure 5a, where IDS shows negligible increase at VGS >  ̴ 8 V. 
The conditions proposed by Shannon et al.30 for low-field regime include the presence of low 
SBH and large source-semiconductor overlaps. The source length (2 µm) and the calculated 
SBH in the present SGT device (0.28 eV) satisfies the proposed SGT conditions29,30 in the 
present work. In an attempt to elucidate the gate field-dependent SBH lowering hypothesis, 
we carried out temperature-dependent output measurements of our device at gate bias 
voltages ranging from 0 to 20V. The results from the temperature work are shown in Figure 
6c. From this experimental data, it can be seen that the effective SBH demonstrates 
exceptionally low decrease with increasing VGS beyond 8 V. Based on  experimental 
observations from Figure 6c and the general progression of gm (Figure 6a), it is reasonable to 
conclude that the present device operate in the low-field SGT regime. It has been shown, both 
by experimental and simulation work44,45, the device operated under low-field regime has 
advantages of having lower activation energy (low temperature dependence) while 
maintaining the obvious advantages of SGTs such as low saturation voltage and high output 
impedance in saturation. 
4. Methods 
4.1 ZnO sheet growth procedure 
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High density of single-crystalline ZSs were obtained using a catalytic-assisted vapour-liquid-
solid (VLS) process in a conventional tube furnace on a Au-coated Sapphire substrates at 
950  ̊C.13 To grow the ZSs, the source material (ZnO and C at 1:1 weight ratio) was first 
placed in an Alumina boat, which was subsequently inserted close to the centre of the quartz 
tube furnace. An Ar ambient was maintained inside the growth chamber throughout the 
whole process. To initiate the growth, the furnace was ramped to 950 °C at a ramp rate of 
30°C min−1, while the growth time at the plateau (950 ˚C) was varied from 60 to 180 min. 
After the growth, the furnace was switched off and left to cool naturally to room temperature 
and growth substrates were recovered thereafter. 
4.2 Morphological and structural characterizations 
Morphological and structural characterizations of the as-grown ZSs have been performed in 
three different equipments. First, a dual beam FEI Strata 400 (FEI, Hillsboro, OR, USA), a 
focused ion beam (FIB) coupled to a scanning electron microscopy (SEM) system, has been 
used. It is equipped with a flip stage, a scanning transmission electron microscopy (STEM) 
detector, and an energy-dispersive x-ray spectroscopy for sample transfer, observation, and 
elemental composition characterization, accordingly. Furthermore, ZS FET device lamellas 
have been prepared using the FIB mode and then characterized in STEM mode, but also in 
second equipment: a high-resolution transmission electron microscopy (HRTEM) using a 
JEOL 2100 F (JEOL Ltd., Akishima-shi, Japan) operating at an accelerating voltage of 200 
kV is performed. 
4.3 ZS based transistor fabrication 
To fabricate the ZS SGT/FET devices, the as-grown ZSs were dispersed onto highly doped 
p++-Si substrate with 170 and/or 290 nm thick thermally grown SiO2 layer. Using electron-
beam lithography, metallic source and drain contacts were defined on to opposite ends of a 
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selected ZS using a two-step lithography process. In the first step, high work function metal 
(Pt; W = 6.1 eV) was defined as the source contact. Accordingly, the drain contact was 
employed with a low work function metal (Ti; W = 4.33 eV), in the step. For the present 
investigation, several devices were fabricated with various channel lengths (L) ranging from 
1 to 10 µm. All electrical assessment of the fabricated ZS SGTs/FET were carried using a 
Cascade Microtech Summit 11k probe station with single source measure unit (2636A by 
Keithley Instruments) under dark ambient conditions. 
Conclusion 
To conclude, the present work has successfully demonstrated the fabrication and electrical 
characterization of high performance Pt/n-ZnO SGT devices based on single-crystalline ZnO 
sheets. The Pt/n-ZnO diode demonstrated low reverse leakage current of around 25 nA, with 
a rectification ratio greater than 100 at VDS = + 5 V. Assessment of the field-effect transport 
characteristics of the fabricated SGT device revealed exceptionally low saturation voltages 
and 1000 times better gain (at VDS = 2V) compared to an identical ZS FET devices. The 
investigated SGT device is expected to be useful in applications where high output 
impedance, good current uniformity and stability are required, such as in driver transistors in 
emissive pixel circuits. We envisage that the present ZS SGT device may offer practical 
solutions to realise high performance low-power electronic device based on ZnO sheets. 
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Figure captions 
Figure 1. Cross-sectional device structure of a SGT. In blue are the materials used in our 
device. In grey is the depletion envelope at the source under small drain bias showing pinch-
off. Current is controlled by the reverse biased Schottky source contact. The total current of 
the device itself is a contribution of two components, namely, high-field and low-field mode 
of operation. The high-field mode is through the modulation of barrier height present at the 
edge of the source while the low-field mode is through the depletion region present under 
bulk of the source. 
Figure 2. (a) SEM image of the as-grown ZSs on Sapphire substrate. The inset is high-
magnification image of the respective sample. (b) Raman spectra measured from single ZS. 
(c) HRTEM image of single ZS showing the growth direction. The growth direction is always 
inclined with angle alpha to the a-axis. The Inset selected area electron diffraction (SAED) 
pattern further confirms the single-crystalline nature of the ZS. (d) HRTEM image of ZS. 
Figure 3. Schematic/AFM image of the ZS SGT device (b) Cross-sectional TEM image of the 
fabricated SGT device on 290 nm thick SiO2 showing the SGT's staggered structure and ZS’s 
approximate thickness of 120 nm. 
Figure 4. (a) I-V characteristics of Pt-ZnO contact as a function of temperature from 308 to 
383 K. (b) Arrhenius plot. The activation barrier energy is extracted from the plot by 
measuring the slope of the curve which comes to be 0.28 ± 0.02 eV. (c) Simplified energy 
band diagram for Pt-ZnO-Ti system under thermal equilibrium at positive VDS. Also 
schematically showing the two dominant charge carrier injection mechanism (TE and TFE) at 
reverse biased Schottky contact. EFM1 and EFM2 are the Fermi level for metals Pt and Ti, 
respectively. 
Figure 5. (a) Experimental and simulated IDS-VGS curve of the SGT device at VDS = 1 V. (b) 
IDS-VGS curves from the Pt-ZnO (SGT) and Ti-ZnO (FET) curves of the same device at VDS = 
1 V. Panel (b) also show the gate leakage current for both devices. (c) Experimental and (d) 
simulated output characteristics for the SGT device with VGS steps of 2 V between -2 to 4 V. 
(e) Output characteristics for the FET device with VGS steps of 5 V between -20 to 5 V. 
Figure 6. (a) Experimental and simulated transconductance curve of the SGT device at VDS = 
1 V. (b) Simplified energy band diagram showing variation in effective barrier height with 
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change in applied VGS. (c) Extracted effective SBH with gate voltage variation when VDS = 2 
V. It can be seen that the effective SBH decreases very sharply with rate 0.007 eV/VGS till 
VGS equal to 8 V (slope I). As shown in Figure 6c, beyond 8 VGS, SBH demonstrates 
exceptionally low decrease rate 0.0024 eV/VGS (slope II), which is approximately three times 
lower than SBH decrease rate below 8VGS. 
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